What is the Wazes Technology Stack

Shallow Water Waves on a Deep Technology Stack: Accelerating a Finite Volume Tsunami Model Using Reconfigurable Hardware in Invasive Computing

Hint

Swipe to navigate through the chapters of this book

2018 | OriginalPaper | Chapter

Authors: Alexander Pöppl, Marvin Damschen, Florian Schmaus, Andreas Fried, Manuel Mohr, Matthias Blankertz, Lars Bauer, Jörg Henkel, Wolfgang Schröder-Preikschat, Michael Bader

Publisher: Springer International Publishing

Abstract

Reconfigurable architectures are commonly used in the embedded systems domain to speed up compute-intensive tasks. They combine a reconfigurable fabric with a general-purpose microprocessor to accelerate compute-intensive tasks on the fabric while the general-purpose CPU is used for the rest of the workload. Through the use of invasive computing, we aim to show the feasibility of this technology for HPC scenarios. We demonstrate this by accelerating a proxy application for the simulation of shallow water waves using the i-Core, a reconfigurable processor that is part of the invasive computing multiprocessor system-on-chip. Using a floating-point custom instruction, the entire computation of numerical fluxes occurring in the application’s finite volume scheme is performed by hardware accelerators.

To get access to this content you need the following product:

Springer Professional "Business + Technology"

With Springer Professional "Business + Technology" you get access to:

  • above 69,000 books
  • above 500 magazines

from the following fields:

  • Automobile + engines
  • Construction + real estate
  • Business IT + informatics
  • Electrical engineering + electronics
  • Energy + environment
  • Finance + Banking
  • Management + leadership
  • Marketing + sales
  • Mechanical engineering + materials
  • Insurance + risk

Try now for 30 days free of charge.

Springer Professional "Technology"

With Springer Professional "Technology" you get access to:

  • above 50,000 books
  • above 380 magazines

from the following fields:

  • Automobile + engines
  • Construction + real estate
  • Business IT + informatics
  • Electrical engineering + electronics
  • Energy + environment
  • Mechanical engineering + materials



Try now for 30 days free of charge.

Springer Professional "Economy"

With Springer Professional "Economy" you get access to:

  • above 58,000 books
  • above 300 magazines

from the following fields:

  • Construction + real estate
  • Business IT + informatics
  • Finance + Banking
  • Management + leadership
  • Marketing + sales
  • Insurance + risk



Try now for 30 days free of charge.

Footnotes
12
Literature
go back to reference Bader, M., Breuer, A., Hölzl, W., Rettenberger, S .: Vectorization of an augmented Riemann solver for the shallow water equations. In: Proceedings of 2014 International Conference on High Performance Computing and Simulation (HPCS 2014), pp. 193-201. IEEE (2014) Bader, M., Breuer, A., Hölzl, W., Rettenberger, S .: Vectorization of an augmented Riemann solver for the shallow water equations. In: Proceedings of 2014 International Conference on High Performance Computing and Simulation (HPCS 2014), pp. 193-201. IEEE (2014)
go back to reference Bale, D.S., LeVeque, R.J., Mitran, S., Rossmanith, J.A .: A wave propagation method for conservation laws and balance laws with spatially varying flux functions. SIAM J. Sci. Comput. 24 (3), 955-978 (2003) MathSciNetCrossRefMATH Bale, D.S., LeVeque, R.J., Mitran, S., Rossmanith, J.A .: A wave propagation method for conservation laws and balance laws with spatially varying flux functions. SIAM J. Sci. Comput. 24 (3), 955-978 (2003) MathSciNetCrossRefMATH
go back to reference Bauer, L., Grudnitsky, A., Damschen, M., et al .: Floating point acceleration for stream processing applications in dynamically reconfigurable processors. In: IEEE Symposium on Embedded Systems for Real-time Multimedia (ESTIMedia), October 2015 Bauer, L., Grudnitsky, A., Damschen, M., et al .: Floating point acceleration for stream processing applications in dynamically reconfigurable processors. In: IEEE Symposium on Embedded Systems for Real-time Multimedia (ESTIMedia), October 2015
go back to reference Bauer, L., Shafique, M., Henkel, J .: A computation and communication infrastructure for modular special instructions in a dynamically reconfigurable processor. In: International Conference on Field Programmable Logic and Applications, pp. 203-208. IEEE (2008) Bauer, L., Shafique, M., Henkel, J .: A computation and communication infrastructure for modular special instructions in a dynamically reconfigurable processor. In: International Conference on Field Programmable Logic and Applications, pp. 203-208. IEEE (2008)
go back to reference Braun, M., Buchwald, S., Mohr, M., Zwinkau, A .: Dynamic X10: resource-aware programming for higher efficiency. Technical report 8, Karlsruhe Institute of Technology (2014). (X10 2014) Braun, M., Buchwald, S., Mohr, M., Zwinkau, A .: Dynamic X10: resource-aware programming for higher efficiency. Technical report 8, Karlsruhe Institute of Technology (2014). (X10 2014)
go back to reference Braun, M., Buchwald, S., Zwinkau, A .: Firm — a graph-based intermediate representation. Technical report 35, Karlsruhe Institute of Technology (2011) Braun, M., Buchwald, S., Zwinkau, A .: Firm — a graph-based intermediate representation. Technical report 35, Karlsruhe Institute of Technology (2011)
go back to reference Breuer, A., Bader, M .: Teaching parallel programming models on a shallow-water code. In: Proceedings of 2012 11th International Symposium on Parallel and Distributed Computing, ISPDC 2012, pp. 301-308. IEEE Computer Society (2012) Breuer, A., Bader, M .: Teaching parallel programming models on a shallow-water code. In: Proceedings of 2012 11th International Symposium on Parallel and Distributed Computing, ISPDC 2012, pp. 301-308. IEEE Computer Society (2012)
go back to reference Bungartz, H.J., Riesinger, C., Schreiber, M., et al .: Invasive computing in HPC with X10. In: Proceedings of 3rd ACM SIGPLAN X10 Workshop, X10 2013, pp. 12-19. ACM, New York (2013) Bungartz, H.J., Riesinger, C., Schreiber, M., et al .: Invasive computing in HPC with X10. In: Proceedings of 3rd ACM SIGPLAN X10 Workshop, X10 2013, pp. 12-19. ACM, New York (2013)
go back to reference Cheriton, D.R., Malcolm, M.A., Melen, L.S., Sager, G.R .: Thoth, a portable real-time operating system. Commun. ACM 22 (2), 105-115 (1979) CrossRefMATH Cheriton, D.R., Malcolm, M.A., Melen, L.S., Sager, G.R .: Thoth, a portable real-time operating system. Commun. ACM, 22 (2): 105-115 (1979) CrossRefMATH
go back to reference Damschen, M., Bauer, L., Henkel, J .: Extending the WCET problem to optimize for runtime-reconfigurable processors. ACM Trans. Archit. Code Optim. 13 (4), 45: 1-45: 24 (2016) CrossRef Damschen, M., Bauer, L., Henkel, J .: Extending the WCET problem to optimize for runtime-reconfigurable processors. ACM Trans. Archit. Code Optim. 13 (4), 45: 1-45: 24 (2016) CrossRef
go back to reference Henkel, J., Herkersdorf, A., Bauer, L., et al .: Invasive manycore architectures. In: Proceedings of 17th Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 193-200, January 2012 Henkel, J., Herkersdorf, A., Bauer, L., et al .: Invasive manycore architectures. In: Proceedings of 17th Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 193-200, January 2012
go back to reference Jouppi, N.P., Young, C., Patil, N., et al .: In-datacenter performance analysis of a tensor processing unit. arXiv preprint arXiv: 1704. 04760 (2017) Jouppi, N.P., Young, C., Patil, N., et al .: In-datacenter performance analysis of a tensor processing unit. arXiv preprint arXiv: 1704. 04760 (2017)
go back to reference LeVeque, R.J., George, D.L., Berger, M.J .: Tsunami modeling with adaptively refined finite volume methods. Acta Numerica 20, 211-289 (2011) MathSciNetCrossRefMATH LeVeque, R.J., George, D.L., Berger, M.J .: Tsunami modeling with adaptively refined finite volume methods. Acta Numerica 20, 211-289 (2011) MathSciNetCrossRefMATH
go back to reference Mohr, M., Buchwald, S., Zwinkau, A., et al .: Cutting out the middleman: OS-level support for X10 activities. In: Proceedings of 5th ACM SIGPLAN X10 Workshop, X10 2015, pp. 13-18. ACM, New York (2015) Mohr, M., Buchwald, S., Zwinkau, A., et al .: Cutting out the middleman: OS-level support for X10 activities. In: Proceedings of 5th ACM SIGPLAN X10 Workshop, X10 2015, pp. 13-18. ACM, New York (2015)
go back to reference Oechslein, B., Schedel, J., Kleinöder, J., et al .: OctoPOS: a parallel operating system for invasive computing. In: Proceedings of International Workshop on Systems for Future Multi-core Architectures (SFMA), pp. 9-14. EuroSys (2011) Oechslein, B., Schedel, J., Kleinöder, J., et al .: OctoPOS: a parallel operating system for invasive computing. In: Proceedings of International Workshop on Systems for Future Multi-core Architectures (SFMA), pp. 9-14. EuroSys (2011)
go back to reference Ovtcharov, K., Ruwase, O., Kim, J.Y., et al .: Accelerating deep convolutional neural networks using specialized hardware. Microsoft Research Whitepaper, vol. 2, no.11 (2015) Ovtcharov, K., Ruwase, O., Kim, J.Y., et al .: Accelerating deep convolutional neural networks using specialized hardware. Microsoft Research Whitepaper, vol. 2, no.11 (2015)
go back to reference Pöppl, A., Bader, M., Schwarzer, T., Glaß, M .: SWE-X10: simulating shallow water waves with lazy activation of patches using ActorX10. In: Proceedings of 2nd International Workshop on Extreme Scale Programming Models and Middleware (ESPM2), pp. 32-39. IEEE, November 2016 Pöppl, A., Bader, M., Schwarzer, T., Glaß, M .: SWE-X10: simulating shallow water waves with lazy activation of patches using ActorX10. In: Proceedings of 2nd International Workshop on Extreme Scale Programming Models and Middleware (ESPM2), pp. 32-39. IEEE, November 2016
go back to reference Roloff, S., Pöppl, A., Schwarzer, T., et al .: ActorX10: an actor library for X10. In: Proceedings of 6th ACM SIGPLAN X10 Workshop (X10). ACM (2016) Roloff, S., Pöppl, A., Schwarzer, T., et al .: ActorX10: an actor library for X10. In: Proceedings of 6th ACM SIGPLAN X10 Workshop (X10). ACM (2016)
go back to reference Saraswat, V., Almasi, G., Bikshandi, G., et al .: The asynchronous partitioned global address space model. Technical report, Toronto, Canada, June 2010 Saraswat, V., Almasi, G., Bikshandi, G., et al .: The asynchronous partitioned global address space model. Technical report, Toronto, Canada, June 2010
go back to reference Saraswat, V., Bloom, B., Peshansky, I., et al .: X10 language specification, December 2015. Version 2.5: http: // x10-lang. org. Retrieved 5 May 2017 Saraswat, V., Bloom, B., Peshansky, I., et al .: X10 language specification, December 2015. Version 2.5: http: // x10-lang. Org. Retrieved 5 May 2017
go back to reference Teich, J., Henkel, J., Herkersdorf, A., Schmitt-Landsiedel, D., Schröder-Preikschat, W., Snelting, G .: Invasive computing: an overview. In: Hübner, M., Becker, J. (eds.) Multiprocessor System-on-Chip, pp. 241-268. Springer, New York (2011). https: // doi. org / 10. 1007 / 978-1-4419-6460-1_ 11 CrossRef Teich, J., Henkel, J., Herkersdorf, A., Schmitt-Landsiedel, D. , Schröder-Preikschat, W., Snelting, G .: Invasive computing: an overview. In: Hübner, M., Becker, J. (eds.) Multiprocessor System-on-Chip, pp. 241-268. Springer, New York (2011). https: // doi. org / 10. 1007 / 978-1-4419-6460-1_ 11CrossRef
go back to reference Tessier, R., Pocek, K., DeHon, A .: Reconfigurable computing architectures. Proc. IEEE 103 (3), 332-354 (2015) CrossRef Tessier, R., Pocek, K., DeHon, A .: Reconfigurable computing architectures. Proc. IEEE 103 (3), 332-354 (2015) CrossRef
About this chapter
Title
Shallow Water Waves on a Deep Technology Stack: Accelerating a Finite Volume Tsunami Model Using Reconfigurable Hardware in Invasive Computing
DOI
https://doi.org/10.1007/978-3-319-75178-8_54
Authors:
Alexander Poeppl
Marvin Damschen
Florian Schmaus
Andreas Fried
Manuel Mohr
Matthias Blankertz
Lars Bauer
Jörg Henkel
Wolfgang Schröder-Preikschat
Michael Bader